1. (cancelled)

AMENDMENTS TO THE CLAIMS

2. (cancelled)
3. (cancelled)
4. (cancelled)
5. (cancelled)
6. (cancelled)
7. (currently amended) The method of claim 69, further comprising etching sai seed layer, following said annealing, so as to define a ball limiting metallurgy (BLM), wherein remaining portions of said seed layer do not undercut said barrier layer.
8. (cancelled)
9. (currently amended) The method of elaim 8, A method for forming an
interconnect structure for a semiconductor device, the method comprising:
defining a via in a passivation layer so as expose a top metal layer in the
semiconductor device;
forming a seed layer over said passivation layer, sidewalls of said via, and
<u>said top metal layer;</u>
forming a barrier layer over an exposed portion of said seed layer, said
exposed portion defined by a first patterned opening;
annealing the semiconductor device so as to cause atoms from said barrier

layer to diffuse into said seed layer thereunderneath; and
following said annealing, forming a solder material over said barrier laye
using a second patterned opening:
wherein said annealing causes diffused regions of said seed layer to have
an altered electrical resistivity and electrode potential with respect to undiffused regions
of said seed layer, and wherein said second patterned opening is configured so as to have
a larger diameter than said first patterned opening,
10. (currently amended) The method of claim 69, further comprising:
following said annealing, forming a solder material over said banier layer
using said first patterned opening.
· ·
11. (original) The method of claim 10, wherein said first patterned opening is
formed using a photoresist material that is capable of withstanding temperatures
generated during said annealing.
12. (currently amended) The method of claim 6 A method for forming an
interconnect structure for a semiconductor device, the method comprising:
defining a via in a passivation layer so as expose a top metal layer in the
semiconductor device;
forming a seed layer over said passivation layer, sidewalls of said via, and
said top metal layer;
forming a barrier layer over an exposed portion of said seed layer, said
exposed portion defined by a first patterned opening; and
annealing the semiconductor device so as to cause atoms from said barrier
ayer to diffuse into said seed layer thereunderneath;
wherein said annealing causes diffused regions of said seed layer to have
m aftered electrical resistivity and electrode potential with respect to undiffused regions
of said scod layer, and wherein said annealing is implemented at a temperature and a

duration so as to cause atoms from said barrier layer to diffuse into said seed layer by about one micron in x, y and z-directions.

- 13. (original) The method of claim 12, wherein said annealing results in an increased electrical resistivity of said diffused regions of said seed layer by about one order of magnitude.
- 14. (currently amended) The method of claim 612, wherein:
 said seed layer comprises a titanium-tungsten/chrome-copper/copper
 (TiW/CrCu/Cu) layer; and
 said barrier layer comprises a nickel/copper layer.
- 15. (original) The method of claim 14, wherein copper and chrome copper portions of seed layer are removed by electroetching.
- 16. (original) The method of claim 14, wherein said annealing is implemented at temperature of about 350 to about 380 °C for a duration of about 30 to about 45 minutes.

17. (cancelled)

18. (currently amended) - The method of claim 17, A method for introducing a
self etch stop mechanism within a metallic thin film, the method comprising:
forming an overlayer upon the thin film;
annealing the thin film so as to cause atoms from said overlayer to diffuse
into the thin film thereunderneath;
wherein said annealing causes diffused regions of the thin film to have an
altered electrical resistivity and electrode potential with respect to undiffused regions of
the thin film, and wherein said annealing is implemented at a temperature and a duration
so as to cause atoms from said overlayer to diffuse into the thin film by about one micro

in x, y and z-directions.

- 19. (original) The method of claim 18, wherein said annealing results in an altered electrical resistivity and electrode potential of said diffused regions of the thin film by about one order of magnitude.
 - 20. (original) The method of claim 1718, wherein: the thin film includes a copper layer; and said overlayer includes a nickel/copper layer.